


ispLSI® 2032VE

3.3V In-System Programmable High Density SuperFAST™ PLD

Features

- SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC
 - 1000 PLD Gates
- 32 I/O Pins, Two Dedicated Inputs
- 32 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- 100% Functional/JEDEC Upward Compatible with ispLSI 2032V Devices
- · 3.3V LOW VOLTAGE 2032 ARCHITECTURE
 - Interfaces With Standard 5V TTL Devices
- 80 mA Typical Active Current
- Fuse Map Compatible with 5V ispLSI 2032 and 2032E
- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
 - fmax = 200 MHz Maximum Operating Frequency
- tpd = 4.0 ns Propagation Delay
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- · IN-SYSTEM PROGRAMMABLE
- 3.3V In-System Programmability Using Bounds
 Scan Test Access Port (TAP)
- Open-Drain Output Option for Flexible Bus Inter-Capability, Allowing Easy Implementation of Wired-OR or Bus Arbitration Logic (2004)
- Increased Manufacturing Yields Tedus
 Market and Improved Product yealth
- 100% IEEE 1149.1 BOUNDARY STATESTABLE
- THE EASE OF USE AND AST TYSTS PEED OF PLDs WITH THE DENS AND SXIBILITY OF FPGAS
- Enhanced Pin Lathing Cability
- Three Dedicated Clark In Pins
- Synchronous and synchronous Clocks
- Programmable put Slew Rate Control
- Flexible Pin Place no
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispEXPERT** LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
 - Superior Quality of Results
 - Tightly Integrated with Leading CAE Vendor Tools
 - Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
 - PC and UNIX Platforms

Functional Block Diagram



Description

Device that can be used in both 3.3V and 5V stems. The device contains 32 Registers, 32 Universal rO pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2032VE features in-system programmability through the Boundary Scan Test Access Port (TAP) and is 100% IEEE 1149.1 Boundary Scan Testable. The ispLSI 2032VE offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.


The basic unit of logic on the ispLSI 2032VE device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ... A7 (see Figure 1). There are a total of eight GLBs in the ispLSI 2032VE device. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. Ali of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Copyright © 1998 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Functional Block Diagram

Figure 1. ispLSI 2032VE Functional Block Diagram



The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cells in be individually programmed to be a combinatorial input output or bidirectional I/O pin with 3-atate control. The signal levels are TTL compatible voltages, and the output drivers can source 4 mA or sink 8 nia. Each output can be programmed independent, fortast or slow output slew rate to minimize overall output switching noise. Device pins can be safely driven to 5 Volt signal levels to support mixed-voltage systems.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by the ORP. Each ispLSI 2032VE device contains one Megablock.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2032VE device are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

Programmable Open-Drain Outputs

In addition to the standard output configuration, the outputs of the ispLSI 2032VE are individually programmable, either as a standard totem-pole output or an open-drain output. The totem-pole output drives the specified Voh and Vol levels, whereas the open-drain output drives only the specified Vol. The Voh level on the open-drain output depends on the external loading and pull-up. This output configuration is controlled by a programmable fuse. When this fuse is erased (JEDEC "1"), the output is configured as a totem-pole output. When this fuse is programmed (JEDEC "0"), the output is configured as an open-drain. The default configuration when the device is in bulk erased state is totem-pole configuration. The open-drain/totem-pole option is selectable through the ispEXPERT software tools.



External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁴ COND.	# ²	DESCRIPTION1	-200		-180		
				MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass		4.0		5.0	ns
t pd2	Α	2	Data Propagation Delay		5.5		7.5	ns
fmax	Α	3	Clock Frequency with Internal Feedback ³	200	· · · · · ·	180		MHz
fmax (Ext.)		4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + toc1}\right)$	154		125		MHz
f max (Tog.)		5	Clock Frequency, Max. Toggle	250		200		MHz
t su1		6	GLB Reg. Setup Time before Clock, 4 PT Bypass	2.5	4	3.0		ns
tco1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass				4.0	กร
t h1		8	GLB Reg. Hold Time after Clock, 4 PT Bypass	4		0.0		ns
t su2		9	GLB Reg. Setup Time before Clock	5		4.0		ns
tco2		10	GLB Reg. Clock to Output Delay		4.0		4.5	ns
t h2		11	GLB Reg. Hold Time after Clock	0.0		0.0		กร
t r1	Α	12	Ext. Reset Pin to Output Delay	>	5.0		7.0	ns
trw1		13	Ext. Reset Pulse Duration	3.5		4.0		ns
t ptoeen	В	14	input to Output Enable		7.0		10.0	ns
t ptoedis	С	15	Input to Output Disable		7.0		10.0	ns
t goeen	В	16	Global OE Output Enable		3.5		5.0	ns
t goedis	С	17	Global OE Output Disable		3.5		5.0	ns
t wh		18	External Synchronous Clock Pul. 1 atio. 1 ligh	2.0		2.5		ns
twl		19	External Synchronous Classification, Low	2.0		2.5		ns

- 1. Unless noted otherwise, all parameters use the GP 20 N OF th, ORP and Y0 clock.
- 2. Refer to Timing Model in this data sheet for further deals.
- 3. Standard 16-bit counter using GRP feedback
- 4. Reference Switching Test Conditions section

Table 2-0030A/2032VE



Specifications ispLSI 2032VE

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁴ COND.	#2	DESCRIPTION1	-135		-110		
				MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass		7.5		10.0	ns
t pd2	Α	2	Data Propagation Delay	T	10.0		13.0	ns
f max	Α	3	Clock Frequency with Internal Feedback ³	137		111		MHz
fmax (Ext.)		4	Clock Frequency with External Feedback $(\frac{1}{tsu2 + tco1})$	100	<u> </u>	77.0		MHz
fmax (Tog.)		5	Clock Frequency, Max. Toggle	167		125	-	MHz
t su1		6	GLB Reg. Setup Time before Clock, 4 PT Bypass	40		5.5		ns
t co1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass		4.6		5.5	ns
t h1		8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0		0.0		ns
t su2		9	GLB Reg. Setup Time before Clock	5.5		7.5		ns
tco2		10	GLB Reg. Clock to Output Delay		5.5		6.5	ns
t h2		11	GLB Reg. Hold Time after Clock	0.0		0.0		ns
t r1	Α	12	Ext. Reset Pin to Output Delay		10.0		13.5	ns
t rw1		13	Ext. Reset Pulse Duration	5.0		6.5		пs
t ptoeen	В	14	Input to Output Enable		12.0		14.5	ns
t ptoedis	C	15	input to Output Disable		12.0	1981 1984	14.5	ns
t goeen	В	16	Global OE Output Enable		6.0		7.0	ns
t goedis	С	17	Global OE Output Disab		6.0		7.0	ns
t wh		18	External Synchronou Clob Discurration. High	3.0		4.0		ns
twl		19	External Synchronous & k Page Duration, Low	3.0		4.0		ns

1. Unless noted otherwise, all parameters us the GRP, 20 XOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for their d

3. Standard 16-bit counter using GRP dback.

4. Reference Switching Test Conditions section

Table 2-0030B/2032VE